We have studied a novel extrinsic gettering method that uses the large surface areas produced by a poroussilicon etch as gettering sites. The annealing step of the gettering used a high-flux solar furnace. We found that a high density of photons during annealing enhanced the impurity diffusion to the gettering sites. We used metallurgical-grade Si (MG-Si) prepared by directional solidification casting as the starting material. We propose to use porous-silicon-gettered MG-Si as a low-cost epitaxial substrate for polycrystalline silicon thin-film growth.
temperature, epitaxial substrate for polycrystalline silicon thin-film growth. Our approach is to make such a substrate by using a novel porous-silicon gettering method to create low-impurity layers on both surfaces of a metallurgical-grade silicon (MG-Si) wafer. The novel porous-silicon gettering method involves a simple stain etching for generating a porous siticon layer on both surfaces of the MG-Si wafer and a high-temperature (lOOO°C) annealing step using a highflux solar furnace (HFSF) [5] . The porous silicon layers are removed, along with the gettered impurities, after gettering.
If the subsequent epitaxial thin-film silicon growth is done on this substrate at a temperature lower than the annealing temperature, then the tow-impurity layers can serve as diffusion bamers to prevent impurities in the bulk of the MGSi substrate from contaminating the film.
Gettering reduces impurities in a wafer by localizing the impurities in regions away from the active device regions. The effectiveness of gettering depends on the establishment of gettering sites for absorbing impurities, the diffusion coefficients of the impurities in bulk Si, and the segregation coefficient of the impurities at the gettering sites. Using electrochemically etched porous silicon to getter impurities and other defects in electronic-grade silicon has been studied previously using conventional furnaces [6-91. 0-7803-3166-4/96/$5.00 0 1996 IEEE The significant increase of the surface area achieved with the porous silicon (nearly 600 m /cm ), as well as the larger lattice parameter of porous silicon compared with that of bulk Si, greatly enhance the probability of tying up the contaminants during the annealing step. Recent studies of enhanced impurity gettering by nanometer-scaled cavities in silicon also indirectly confinmed that porous silicon should provide effective gettering sites [10, 11] . These studies showed that metallic contaminants react with Si dangling bonds present on the internal surface of the nanometer-scale voids created within Si crystals. The resulting cavity-trapped impurity states of the metal are more stable than the silicide phase. For instance, the binding energy of Cu within tlhe cavity traps is 0.5 eV larger than in the CugSi phase.
The intense incoherent light irradiation in a HFSF may also enhance the diffu!;ion of metallic impurities. In a study using an artificial light source, Borisenko and Dorofeev [8] showed that intense pholoetectronic excitations caused by light absorption generate excess impurity interstitials in the surface layer. This enhances the diffusivity of impurities, because the diffusion of interstitial metallic atoms is an order of magnitude faster than that of substitutional atoms [IZ].
3 EXPERl MENTAL METHODS
The MG-Si was prepared by directional solidification casting. Wafer-sawing damage was chemically removed using an HF and HN03 solution before poroussilicon etching. A simple arid low-cost chemical etching is used to generate porous silicon layers on both front and back surfaces of the silicon wafers. A high-flux solar furnace [5] is used to provide high-temperature annealing. The porous-silicon gettering sites, along with the gettered impurities, can be easily removed by oxidation followed by a HF dip or a silicon chennical etch. Each porous-silicon gettering process removes up to about 10 pm of wafer thickness. This gettering process can be repeaffed so that the desired purity level is olbtained.
NREL's high-flux solar furnace uses an off-axis design. A flat, tracking heliostat 32 m2 in area reflects sunlight onto a faceted primary concentrator of 25 curved, hexagonal mirrors with a 7-in focal length. Both the heliostat and primary concentrator are front-surface aluminum mirrors coated for enhanced-ultraviolet-reflectivity. The primary concentrator focuses the light to a position inside the target bay, where 94% of the energy falls inside a 10-cm-diameter circle. The wafer under HFSF processing is positioned in the center of the sample chamber, facing the incident sunlight and supported by three point contacts at the edge and a thermocouple tip touching the back surface. For annealing, an argon atmosphere of 600 torr is used in the sample chamber. For diffusion, an atmosphere of 2% oxygen and 98% argon of 600 torr is used. To determine the wafer temperature during HFSF processing, we used a type K, thin-wire, inconel sheathed thermocouple in direct contact with the back surface of the 300-micron-thick wafer. The temperature difference between the front and back surfaces of the wafer is calibrated by observing the temperature difference (78°C) of the melting point (801°C) of a NaCl paste painted on the front surface of the wafer and the temperature of the back surface measured by the thermocouple. For all the experiments reported in this paper, we use the front surface temperature as the sample temperature. The maximum possible systematic error of the temperature at the front surface of the wafer should be less than 20°C. Conventional furnace annealings were done in a Tempress 8-inch-diameter quartz tube furnace. The sample-temperature accuracy should be well within 5°C.
The depth profiles of impurities before and after gettering were measured using secondary-ion mass spectroscopy (SIMS). The junction profiles after phosphorus diffusion were measured using a Solid State Measurements, Inc., computerized, spreading resistance probe.
POROUS SILICON GETTERlNG
We used an HN031HF (1 :I 00) etching solution for the porous-silicon etching of MG-Si wafers [13] . This chemical etching method (also known as stain etching) is very simple, requiring no electrodes and no applied voltage; fast, taking 10 minutes or less; and produces porous silicon on both sides of the silicon wafer. The resulting porous silicon layers are about 2-pm thick and are strongly photoluminescent [14] . The porous-silicon-etched Si wafers were then annealed in an HFSF for 15 to 30 min. at a sample temperature of 1000°C.
SlMS depth-profiling measurements done from the front (illuminated) and back surfaces of the MG-Si wafers showed that the HFSF annealing treatments caused impurities in the bulk of the wafers to diffuse and segregate at the porous-silicon-etched surfaces. The effectiveness of this impurity gettering process increases with the HFSF treatment time. Strong gettering effects were observed for AI, B, Fe, Cu, and Cr impurities. For example, Figure 1 shows the copper impurity levels as a function of the sputtering time (which is proportional to the distance from the surface) for the front surface of an as-polished MG-Si wafer, the identical wafer after porous-silicon etching and a IOOO"C, 15-min. HFSF annealing treatment, and the same wafer alter porous-silicon etching and a IOOO"C, 30-min. HFSF annealing treatment. The sharply increasing or decreasing Cu profiles very close to the surface region obtained during about the first 200 seconds of sputtering are most likely due to measurement errors caused by variations in surface morphology and cleanliness. The high-copperconcentration region near the surface of the wafer corresponds to the porous-silicon-etched region, which is about 2-pm thick (about 1500 s of sputtering time). Copper has a very high diffusion coefficient, and there is even a slight copper gettering effect (not shown) at the surface region after porous-silicon etching but before annealing. The amount of surface gettering significantly increases with hightemperature annealing and with annealing time, as shown in Fig. 1 . Clearly, the combination of a porous-silicon etch and an HFSF annealing treatment effectively getters impurities to the porous-silicon-etched surface layers. Figure 3) show that HFSF-annealed samples have higher peak surface phosphorus concentrations at temperatures below 875°C. At temperatures above 875% the peak phosphorus doping concentrations for the two groups of samples are about the same. We believe the enhanced phosphorus diffusion in HFSF-annealed samples is due to photon-related effects. To heat a silicon wafer in a HFSF to IOOO"C, we need concentrated sunlight of about 40 W/cm2. Such intense illumination can increase the ratio of interstitial impurities over substitutional impurities [8] . The diffusion of interstitial impurities is faster than substitutional impurities, because substitutional diffusion requires additional intrinsic defects such as vacancies or silicon self-interstitials. Furthermore, the diffusion of interstitials into the silicon is promoted along the direction of heat flow, from the irradiated front surface to the back of the wafer. We observed higher levels of gettered impurities in the front surface than in the back surface, especially in the grain-boundary regions. However, there is a significant temperature difference between the front and back surfaces during HFSF annealing: 78°C at the front-surface temperature of 801 "C.
PHOTON-ENHANCED DIFFUSION of samples (See
To more positively identify the photon-induced effects, we compared the phosphorus diffusion properties of HFSF-processed, single-crystal silicon wafers against conventional furnace-processed wafers in the temperature range of 775°C to 950°C. The two groups of samples used the same 300-pm-thick, 0.2-ohm-cm-resistivity, float-zone growth, boron-doped, single-crystal silicon wafers, same spin-on phosphorus dopants from Emulsitone Co., and same diffusion temperatures and diffusion time (20 min.). The long diffusion time of 20 min. is chosen to reduce the effects of minor variations in heating and cooling rates. The junction profile measurements after diffusion show that HFSF-diffused samples have considerably deeper junctions than conventional-fumace-diffused samples (see Figure 2) . The difference in the junction depths is equivalent to a temperature difference of 25°C on the low-temperature side and 75°C on the high-temperature side. These temperature differences are larger than the maximum possible error (20°C) in our estimation of the front-sample surface temperature during HFSF annealing. Comparisons of the peak surface phosphorus concentrations for the two groups Temperature (C) 
CONCLUSIONS
We have proposed here a new type of low-cost substrate that can be used for epitaxial growth of thin-film polycrystalline silicon without impurity contamination. We have demonstrated how such a substrate can be made from metallurgical-grade silicon wafers by showing that the large surface area created by a porous-silicon etch provides effective gettering sites and that the presence of photons during HFSF annealing enhances gettering efficiency. A porous-silicon-gettered MG-Si substrate has several advantages: (1) It is suitable for epitaxial polycrystalline silicon growth because the substrate itself is also polycrystalline silicon; (2) The film contamination from the substrate can be avoided if the film growth temperature is less than the gettering temperature of 1000°C because the gettered surface layers can serve as diffusion barriers; (3) It is a highly conductive substrate; (4) The substrate can be textured before film deposition; and (5) The porous-silicon etching and HFSF annealing can be done in large areas at low cost.
We have also demonstrated that porous-silicon gettering is a very effective extrinsic gettering technique for AI, B, Fe, Cu, and Cr impurities. The special features of porous-silicon gettering include: ( I ) A simple and low-cost chemical etching is used to generate the porous layers on both sides of the Si wafer to provide a large number of efficient gettering sites; (2) Porous-silicon etching causes no permanent damage to the substrate; (3) A high-flux solar furnace is used to provide low-cost, low-contamination, hightemperature annealing; (4) Impurity diffusion is enhanced by incident photon flux during annealing; (5) The gettering sites, along with the gettered impurities, can be easily removed at the end the process; and (6) The gettering process can be repeated to obtain the desired purity level, with a loss of only 10 ym of wafer thickness for each gettering cycle.
